Current trends in DRAM memory chip fabrication have led many researchers to propose intelligent memory" architectures that integrate microprocessors or logic with memory. Such architectures o er a potential solution to the growing communication bottleneck between conventional microprocessors and memory. Previous studies, however, have focused upon single-chip systems and have largely neglected o -chip communication in larger systems.
Introduction
Microprocessor performance continues to follow phenomenal growth curves which drive the computing industry. Unfortunately, memory systems are falling behind when feeding" data to these processors. Processor-centric optimizations to bridge this processor-memory gap WM95 Wil95 include prefetching, speculation, out-of-order execution, and multithreading. Unfortunately, many o f these approaches can lead to memory-bandwidth problems BGK96 .
DRAM memory technology, however, is growing significantly denser. The Semiconductor Industry Association SIA roadmap Sem94 projects mass production of 1-gigabit DRAM chips by the year 2001. If we devote half of the area of such a chip to logic, we expect the DRAM process to support approximately 32 million transistors. This density has led many researchers to propose intelligent memory systems that integrate processors or logic with DRAM. The increased bandwidth and lower latency of on-chip communication promises to address many aspects of the processormemory gap P + 97 KADP97 .
These improvements, however, are limited to single-chip systems with limited memory requirements such a s PDAs. We expect that the memory demands of most systems will scale with DRAM density, and multiple memory chips will be required. We i n troduce Active Pages, a page-based architecture for intelligent memory systems see Figure 1 . Active Pages consist of a superpage of data and a collection of functions which operate on that data. Implementations of Active P ages can execute functions for hundreds of pages simultaneously, providing substantial parallelism.
To use Active P ages, computation for an application must be divided, or partitioned, between processor and memory. For example, we use Active-Page functions to gather operands for a sparse-matrix multiply and pass those operands on to the processor for multiplication. To perform such a computation, the matrix data and gathering functions must rst be loaded into a memory system that supports Active P ages. Then the processor, through a series of memory-mapped writes, starts the gather functions in the memory system. As the operands are gathered, the processor reads them from user-de ned output areas in each page, multiplies them, and writes the results back to the array datastructures in memory.
Previous work OCS98 has shown that Active P ages are a exible architecture that can lead to dramatic performance improvements up to 1000X in a single-process over conventional memory systems. This paper evaluates Active P ages in a multi-process environment. Active P ages fundamentally change memory systems from a uniform storage resource to a non-uniform collection of storage and computational elements that require both management and scheduling.
We introduce ActiveOS, a prototype operating system which illustrates the interaction between an OS and Active P ages. Our goal is to demonstrate that Active P ages can perform correctly and e ciently in a multi-process environment. In such a n e n vironment, our results show that while paging Active P ages to and from disk can be expensive, opportunities to overlap memory and processor computation increase dramatically. On mixed workloads of conventional and Active-Page applications, Active P age singleprocess performance translates well to a multi-process environment as long as memory pressure is moderate. Note that our current cycle-level simulation environment limits workload sizes in our experiments. Our applications are highly scalable, however, and we expect our results to generalize to larger workload sizes.
The remainder of this paper is organized as follows: Section 2 describes the three main services provided by ActiveOS to support Active Pages. Section 3 describes our experimental methodology. Section 5 describes the applications in our workload. Section 6 presents our results. Section 7 discusses related work. Finally, Sections 8 and 9 present future work and conclusions. ActiveOS is a prototype operating system for which the primary goal is to demonstrates mechanisms which correctly manage Active P ages in a multi-process environment. These mechanisms fall into three key categories: process services, interpage communication, and virtual memory.
Process Services
The rst step in developing operating system support for Active P ages involves providing basic services for user processes to allocate pages and bind functions to them. Furthermore, a process must be able to e ciently call these functions. The Active P age interface is designed to resemble the interface of a conventional memory system. Processes communicate with Active P ages through memory reads and writes. Speci cally, the interface includes:
Standard memory interface functions: writeaddress, data and readaddress A set of functions available for computation on a particular Active P age: AP functions An allocation function:
AP allocgroup id which allocates an Active P age in group group id and returns the virtual address of the start of the superpage allocated. Pages operating on the same data will often belong to a page group, named by a group id, in order to coordinate operations. A binding function:
AP bindgroup id, AP functions which associates a set of functions AP functions with group group id of Active P ages.
A set of synchronization variables which the AP functions and the processor use to coordinate activities between the processor and Active P ages within the page group. There are two important implications of this interface. First, the synchronization variables are essentially memorymapped registers that allow a process to e ciently invoke Active-Page functions without a system call. Second, the allocation of Active P ages, which are signi cantly larger than conventional pages, requires memory management of mixed superpages and pages. This memory management will become a signi cant issue as we discuss paging and our performance results.
Interpage Communication
An application will generally use more data than will t on a single Active P age each one is 512 Kbytes in our current implementation. Such data will often reside in page groups, a collection of Active P ages which w ork together to perform functions on the data. For example, inserting an element into the middle of an array that spans multiple pages would require elements to move b e t ween pages.
Such data movement is accomplished entirely via explicit interpage communication requests. Active-Page functions can reference any virtual address available to their allocating process. For performance, applications should keep references from functions to addresses on other pages to a minimum.
Our implementation uses a processor mediated approach to satisfying inter-page memory references. Each Active Page explicitly distinguishes between local and non-local references by c hecking if a virtual address is between its starting address, kept in a base register, and the starting address plus the Active-Page size. When an Active P age reaches a non-local reference it raises an interrupt and blocks. The interrupt causes the processor to obtain the memory request through a memory-mapped read and executes an OS handler. The handler consults a per-process table which will determine if the Active P age containing the reference is in physical memory. If so, the page is located and the request is satis ed. If not, a page fault occurs and the page is brought in from disk. In practice, a large number of non-local references from di erent pages can be satis ed upon a single interrupt, substantially reducing overhead. We assume that a single interrupt takes 3.5 ms.
Our processor-mediated approach makes inter-page communication expensive, but greatly simpli es page faults and reduces the complexity of Active P age chip implementations. We assume that our memory chips can trigger processor interrupts, but processor polling is also a possiblility.
Virtual Memory
When insu cent p h ysical memory is available to execute all processes in the system, memory must be paged to swap space. We de ne the maximum required swap space to execute a set of processes as the memory pressure. As memory pressure increases, Active P ages will need to be paged out to disk. This implies that the data, the functions, and any active state must be written to disk. The choice of which pages to swap in and out is critical to both the correctness and performance of Active P ages. If the processor or an Active P age in memory references a page on disk, a page fault occurs. If no reference occurs, however, a page on disk may still need to be swapped in to complete a computation for a page group. Active P ages can only make computational progress if they are in physical memory. Managing Active Pages is more than traditional virtual memory management Den70 . It is also scheduling of computation.
To help the OS schedule Active P ages, we identify three states in which an Active P age exists. These are initial I, dormant D, and active A. When a page is allocated, prior to function binding, the state is initial I. When functions are bound to a page, but no function is currently executing at the page, we identify the page as dormant D. Finally, when a function is executing at the page, we identify the page as active A. It is expected that an operating system will provide mechanisms to control the allocation and binding of functions to pages, but that userprocesses will transition a page from the dormant to active states.
For performance reasons, we restrict the means by which an Active P age can transition from the dormant D to active A states. As shown in Figure 2 , an operating system must periodically schedule Active Pages residing in swap space back i n to physical memory in order to ensure program correctness. This arises because an Active Page, X, may be waiting upon a result that another page on disk, Y, is about to write to the memory of X. Since there is no reference to Y, the page will not be rescheduled without some external mechanism.
If we restrict the mechanism by which an Active P age can transition from dormant to active states, then an operating system can periodically schedule only active Active Pages back from swap, thus avoiding having to schedule dormant pages. The restrictions are that an Active P age never transitions from the dormant to active states without processor or inter-Active P age communication intervention. That is, an Active P age never self-activates.
Our results indicate that performance is only marginally a ected by the scheduling quantum for periodically swapping pages back i n t o p h ysical memory, suggesting that as small of a quantum should be used as possible such that performance is not seriously degraded in order to improve user response time.
ActiveOS currently implements a round-robin memory page scheduler for Active P ages residing in swap space. For page replacement, we adopted a Least Recently Used LRU algorithm which was implemented by tracking a counter value for each physical page available in the system. The operating system maintains a counter that is incremented each time a memory page is referenced by the memory management subsystem. The memory management subsystem references pages when memory is allocated, upon direct kernel access to process memory, and when a TLB miss exception occurs. Special processing is performed on this counter to ensure it does not over ow and that the relative page access times are maintained. When memory is to be swapped to disk the LRU algorithm searches the entire page space and returns a reference to the page with the lowest access counter value.
Methodology
In order to demonstrate multi-process operation, a mixture of Active-Page enhanced and conventional applications was chosen. For the Active-Page applications, conventional-only counterparts were implemented. The applications where chosen to represent a mixed workload, as one might encounter in a multi-user system. A brief description of each application is presented in Section 5. Both the conventional and conventional Active-Page mixed application workloads were executed under various page replacement policies and, in the case of the mixed Active-Page conventional application suite, with various memory resource scheduling quanta. The results of these measurements is presented in Section 6.
These measurements were taken on a prototype operating system, ActiveOS, running on a processor and memory system simulator. ActiveOS runs on the SimpleScalar v2.0 BA97 toolkit. This tool set provides the mechanisms to compile, debug and simulate applications compiled to a RISC architecture. The SimpleScalar RISC architecture is loosely based upon the MIPS instruction set architecture. The SimpleScalar environment was extended by replacing the simulated conventional memory hierarchy with an Active Page memory system. The new simulated memory hierarchy provides mechanisms which simulate a RADram memory system, an FPGA-based implementation of Active P ages described in OCS98 . Finally, the toolset was enhanced by extensive modi cations required to support the simulation of an operating system and associated multi-program workloads. The simulated machine characteristics are shown in Table 1 .
Limitations
A signi cant limitation to our methodology is the use of a cycle-level processor-memory simulator. While our results are extremely accurate, simulation speed limits the size of our workloads. Consequently, our results primarly demonstrate correctness of ActiveOS mechanisms. They also reveal some interesting qualitative issues involving Active P ages on disk and overlapping memory computations with multiple processes. We note that our applications are highly-scalable streaming applications, hence we expect our results to scale to larger workload sizes. Since our processor-mediated communication method has equal cost between on-and o -chip inter-page communication, communication costs are not dependent u p o n n umber or size of memory chips. Future work will increase simulation capacity through the use of a higherlevel emulation system.
Multiprogrammed Workload
Our workload consists of three applications which use Active P ages and three conventional applications which do not. The Active-Page applications consist of: database inserts and deletes using a C++ array class library, matrix multiply of a large nite-element sparse matrix, and protein sequence matching using dynamic programming. The conventional applications consist of: the gcc compiler running on input from a source le generated by the yacc parser generator, gzip compression of a 510 kilobyte executable le, and perl executing a prime-number nder. The conventional appli- Figure 2 : State transition diagram for Active P age memory cations are largely taken from the SPEC 95 suite, with the exception of gzip, which w e felt was more complete and upto-date than compress. Each of the Active-Page applications was also implemented for a conventional memory system for comparison.
Database is a synthetic benchmark which consists of a sorted database of records, and requests on those records. The requests arrive sporadically from users and consist of inserts and deletes of individual records. The database was stored in an STL style C++ class array object which provides O1 lookup. Active-Page functionality is used to shift data in parallel at the memory system.
Matrix is a matrix multiply application which m ultiplies a matrix by itself. The input matrices were chosen from the Harwell-Boeing benchmark suite DGL92 . The normal and Active-Page versions of this application operate using sparse-matrices. Active-Page functionality is used to preprocess the input matrix against the columns of the matrix to be multiplied. The preprocessing consists of computing the intersecting elements and reordering the memory such that the values of the intersecting elements are compressed into individual cache lines.
DNA is a protein sequence matching application which takes in any n umber of input protein sequences of any length and computes all pair-wise sequence alignments Gus97 . The result of the pair-wise alignments are values which indicate the relative likeness of each protein sequence to every other protein sequence in the input data-set. Active-Pages are used for computation of the largest common subsequence result matrices. This application makes use of inter-ActivePage communication facilities.
gcc: The cc1 compiler is a standard component of the SPEC 95 benchmark suite SPE95 . The input le was a 1859 line size preprocessed C le generated from the yacc parser generator.
perl: The characteristics of the perl interpreter are discussed in RLV + 96 and SPE95 . The input le was chosen to execute in roughly the same period of time as it took the gcc compiler to execute.
gzip: W e include the gzip le compression utility to represent an updated version of the standard SPEC 95 compress utility. The input le was chosen to be a challenging 510 kilobyte size executable binary that compresses down to 133 kilobytes.
Results
In this section, we present our results from executing our multiprogrammed workload using several physical memory sizes. Our results indicate that Active-Page computations tolerate moderate memory pressure well, but performance degrades as physical memory size approaches the workingset size. This degradation tends to happen at slightly higher rates for Active-Page computations than conventional computations. Finally, although not discussed, performance was found to be relatively insensitive to the memory-resource scheduling quantum. Table 2 lists the memory requirements, and access characteristics of each application in our workload. The data was acquired by operating the workloads in a simulated 256 Mbyte physical memory size environment to ensure that no memory paging was required. Note that the DNA application constitutes nearly half the working set of the workload. Also note that the Active-Page version matrix trades extra storage for parallelism, but Database actually saves space. Total memory consumption is one and a half megabytes larger for the mixed workload than for the conventional workload.
Application Characteristics
Throughout our experiments, it was observed that the TLB misses remained relatively constant a s p h ysical memory size varied. Note that the total TLB misses for the Active P age mixed workload is lower than for the conventional workload. Furthermore, a conventional application, gcc, makes up the dominant factor in both the conventional and mixed workloads for TLB misses. Overall, Active P age applications require fewer TLB misses, thus lowering the TLB cache pressure. Table 3 lists required swap space versus physical memory size for our conventional and mixed workloads under various paging policies. The mixed workload as a whole requires roughly four megabytes more physical memory than Application Conventional Mixed AP Conv Conventional TLB Mixed AP Conv TLB  Database  2512k  1720k  11121  1766  DNA  8032k  8384k  31230  623  Matrix  664k  2680k  14048  8620  GCC  2820k  2820k  202867  204827  Perl  1276k  1276k  16155  16758  GZIP  628k  628k  10914  12318  Total:  15932k  17508k  286335  244912   Table 2 : Memory requirements and number of TLB misses of conventional and Active-Page applications Memory Size 15360k 13312k 11264k 9216k 7168k Conventional LRU 0k 2052k 4100k 6148k 8196k Mixed LRU 5768k 6640k 8400k 10392k 12472k Table 3 : Required swap space for conventional versus mixed workloads the conventional workload. Referring back t o T able 2, one and a half megabytes of this di erence comes from algorithmic restructuring in database and matrix. The remaining two and half megabytes, however, come from fragmentation and superpage e ects during swaps. The current ActiveOS implementation does not compact partially used conventional pages to free up more super-pages. Furthermore, Active Pages must be swapped out as entire super-pages even when a single conventional page of storage is all that is needed. Future versions of ActiveOS will be optimized to reduce these e ects and allow for better performance at higher memory pressures.
Our simulation results show that ActiveOS can run our mixed workload with high performance. Figure 3 plots application time versus physical memory size for each application. We note that Active P age applications take signi cant advantage of the Active P age memory system to enhance their performance. Since each application is only charged process time for when its process is scheduled in the processor, each Active P age application gets a potential six-fold performance advantage if its Active P ages execute while other processes are scheduled. Referring to the wall clock times in Figure 3 , we can see that conventional applications in our mixed workload bene t from the reduced time that Active Page applications spend in the system.
The performance of the Active P age DNA application is most a ected by moderate reductions in physical memory size. Also note a pathological case in which the interaction of LRU with the access patterns of DNA cause 13 Mbytes to perform better than 15 Mbytes of memory.
Further note that the Active-Page version of matrix performs extremely poorly when physical memory is very low. At 3 M b ytes, matrix performs an order of magnitude worse than at 7 Mbytes. This occurs because of frequent and repeated access to each Active P age. Although each page is touched repeatedly, the quantity of data used from them is very small. Under extreme memory pressure, intense swapping occurs with very little access to data by the processor.
Overall, we see that ActiveOS mechanisms can e ciently virtualize Active P ages for light and moderate memory pressures. Although our simulation infrastructure limits workloads to sizes smaller than those in future systems, the dataintensive nature of our applications will scale well to large sizes and we expect our results to be qualitatively similar for larger workloads.
Related Work
Active Disks, as proposed by Riedel and Gibson RG97 , provide a mechanism for doing application speci c computation at the disks. This work is in a similar vein, in that it is o oading some of the work to the disk, with similar consequences. A small embedded processor is inserted into the disk controller which then executes portions of the user code. Reidel and Gibson argue that by moving this computation to the other side of the disk interconnect, more e cient use of disk and host resources can be achieved. It is then further argued that Filters, Real-Time, Batching, and High-level support are some of the applications which should bene t from Active Disks. Two applications, a database select and a parallel sort, are then looked at in greater depth.
The idea of using multiple page sizes is well established. Many commodity processors support the use of multiple page sizes, such as the DEC Alpha, SPARC, Intel, and HP PA-RISC TH94 . A discussion of the use of multiple page sizes is done by T alluri et al. TKHP92 . Further work is done by T allurri and Hill to expand placement algorithms to support superpages TH94 . Active P ages, however, involve both superpage management and computation scheduling.
There has been a fair amount o f w ork in the design of active memory systems, most notably are the SWIM project ACK94 and the PAM project VBR + 96 . Asthana et al. proposed and built an active memory system for network applications known as SWIM. SWIM is a memory system built out of SRAM with small processing elements on each chip. The memory system then has a back end on it which i s interfaced to communication lines and disk subsystems. The Programmable Active Memories Project PAM at Digital's Paris Research Laboratory focused on the performance of a memory mapped FPGA coprocessor on compute intensive applications. The FPGA coprocessor was linked to a high bandwidth SRAM bank in order to keep up with the increased demand for data in the FPGA. Other groups have also proposed computation in memory SS95 , but none, to the authors' knowledge, have examined the operating system rami cations of doing such.
Future Work
Although ActiveOS has shown promising results in virtualizing Active Pages for a multi-process environment, many issues remain. A major e ort is underway to automate the , 5, 7, 9, 11, 13, and 15 Mbytes of physical memory.
application partitioning process. The number of applications in the multi-program workload needs to be increased, and the working set size of each application also needs to be expanded. Furthermore, virtual memory paging and memory resource scheduling techniques need to be investigated in more detail. Operating system support for Active P age memories with hardware communication facilities will need to be addressed. Finally, support for multiple sizes of Active Pages may prove useful. For Active P ages to become a successful commodity architecture, the application partitioning process must be automated. Current w ork uses hand-coded libraries which can be called from conventional code. Ideally, a compiler would take high-level source code and divide the computation into processor code and Active-Page functions, optimizing for memory bandwidth, synchronization, and parallelism to reduce execution time. This partitioning problem is very similar to that encountered in hardware-software co-design systems VG95 which m ust divide code into pieces which run on general purpose processors and pieces which are implemented by ASICs Application-Speci c Integrated Circuits. These systems estimate the performance of each line of code on alternative technologies, account for communication between components, and use integer programming or simulated annealing to minimize execution time and cost. Active Pages could use a similar approach, but would also need to borrow from parallelizing compiler technology HAA + 96 to produce data layouts and schedule computation within the memory system.
The current application workload operates within a conned memory range. The required memory core size for the normal application mix requires 16 megabytes of memory, not counting the operating system. Extending the memory size of this workload naturally implies extending the length of the execution time for each application. Future work will study applications with larger memory sizes. Furthermore, more Active-Page applications will be implemented providing an opportunity for a better understanding of Active-Page application and OS interaction.
With more applications available, a better understanding of their paging characteristics can be achieved. Future work will focus on characterizing Active-Page program behavior in more detail, and then designing e cient paging policies to support both Active-Page and conventional applications. Furthermore, work will address active Active-Page priorities and memory resource priority s c heduling. All current paging policies rely upon access information generated by the processor. However, Active-Pages degrade the quality o f this information because activity can be occurring solely inside the memory system. This activity is currently not tracked by the current processor access statistics.
Future work will expand on this notion of an information gap and provide solutions for it. Currently, w e suggest a solution of Active-Page addressable per-page priorities. This extends the notion of the tri-states for an Active-Page. Thus an Active-Page exists in either the initial I, dormant D, or activeA with some priority K states. The priority based mechanisms would ensure a contract between the operating system and a user process. The contract is that if a process properly varies the priorities of its associated Active-Pages, then the operating system can more e ciently execute the application under low-memory conditions. This new information of Active-Page priorities can then be used to o set the lack of information the operating system currently has about the Active-Page activity. Fairness between Active P age and conventional processes, however, will be an important issue.
Nothing restricts an Active-Page memory from containing a hardware-based communication network. However, without hardware mechanisms in place to restrict inter-page communication, potential security and safety holes are created. For this reason, hardware assisted communication in Active-Page memory devices must have mechanisms to identify Active-Pages as belonging to a particular process. The user-level function must be restricted from changing this process identi cation without su cient operating system intervention. Furthermore, all communications must be conned to within the same process or to processes de ned in a restricted fashion. Inter-process communication occurring within a hardware assisted communication network must be restrictable by the operating system. Finally, errant and malicious application functions bound to an Active-Page must be restricted from a ecting other super-pages in the memory system.
Current w ork has focused on the RADram OCS98 Active P age memory system. It is anticipated that future Active P age memories will include hardware support for interActive P age communication. The techniques developed in this paper to provide virtual memory support for Active Page memories are still applicable. However, hardware communication networks for inter-Active P age memory accesses will pose additional operating system challenges in order to minimize communication delay, ensure process protection, and maximize overall application performance.
Finally, a n i n vestigation into multi-grain Active-Page implementations and associated operating system support is required. Research i n to application partitioning suggests that one method of tuning an application partition to a particular problem size is to vary the size of the Active P age. Rather than choose a xed overall page size, it is proposed that by providing two to four sizes of Active P ages, the maximum possible speedup can be extended and maximized across a broader range of problem sizes. Multi-grain Active-Page support extends the Active-Page memory model but poses new hardware and software design challenges.
Conclusion
ActiveOS demonstrates that intelligent memory systems can be virtualized to achieve high multiprogrammed performance. Active P ages provide a page-based intelligent memory architecture that makes this virtualization possible. In fact, multiprogramming increases the opportunities for overlapping processor and memory computation. The fact that memory performs computation, however, means that some reasonable amount of physical memory must be available. Consequently, our results show high performance from zero to moderate memory pressures, but performance degrades signi cantly as available memory falls below the working set size of any one Active-Page application.
